

Thermal Performance of a Silicon-Die/Water-Cooled Heatsink Assembly: Experimental Investigation

Marotta, E. E., Ellsworth, M., and Mazzuca, S.
Thermal Technologies Group
Product Packaging, Power and Cooling
IBM Corporation
Poughkeepsie, NY 12602

and

Eberth, J. F.
Automotive Research Laboratory
Department of Mechanical Engineering
Clemson University
Clemson, SC 29634

I. ABSTRACT

The heat flow across a high-powered silicon die and water-cooled heat-sink assembly is a very important thermal challenge in many microelectronic applications. A single silicon thermal-die/water-cooled experimental facility was fabricated, and a successful experimental program was conducted. Heretofore, unpublished experimental thermal resistance data are presented for two commercially important interstitial materials over a pressure range of 103.4 to 210.4 kPa (15-30 psi). These results were then compared to thermal resistance data for Helium gas, which was flowing at the interface between the two contacting solids. The pressure range employed represents actual operating conditions in an important microelectronic application, which involves chip functionality testing such as silicon burn-in and extended run-in functional operations (ERIF).

II. NOMENCLATURE

A_a, A_c, A_g = apparent, contact, and gap area; m^2
 E_i = interstitial material Young's modulus; GPa
 F = applied force; N
 f_g = correction factor
 h_c, h_g, h_j = contact, gap, and joint conductances; $W/m^2 \cdot K$
 h_b = bulk conductance; $W/m^2 \cdot K$
 I_g = gap integral
 k_i = interstitial material conductivity; $W/m \cdot K$
 k_g = gas thermal conductivity; $W/m \cdot K$
 M = gas parameter (m)
 P = apparent contact pressure; MPa
 \dot{Q} = joint heat transfer rate; W
 R_c, R_g, R_j = contact, gap, and joint resistance; K/W
 R_b = bulk resistance; K/W

R_{int} = internal thermal resistance (Eq. 10)
 ΔT_j = joint temperature drop; K
 RC = radius of curvature (m)
 t_o = original thickness (m)
 t = final thickness (m)
 t_g = gap, gas thickness (m)
 Y = mean plane separation (m)

Greek Symbols

\mathbf{s} = effective joint surface roughness, $\equiv \sqrt{\mathbf{s}_1^2 + \mathbf{s}_2^2}$ (m)

Subscripts

1,2 = surface of solids 1 and 2
a, c, j = apparent, contact, and joint
i = index number

III. INTRODUCTION

3.1 Microelectronic Applications

Many modern microelectronic and avionic systems have total dissipated power levels that are increasing with every new packaging design. Increases in power levels and densities combined with the market expectation of reduced package sizes lead to heat challenges that, if left unchecked or uncontrolled, can significantly shorten the operating life of the microelectronic components. Although this "increased power – decreased size" scenario has been prevalent for many decades, the industry's ability to make smaller microelectronic components mandates reduced dimensions for cooling components (e.g., heat-sink).

Total power level is not the only problem. Heat density at the silicon device level and localized hot spots are a growing problem, too. This is the direct result of denser electronics via greater number of transistors on a silicon die, and increased clock frequencies. Localized die hot spots and high heat flux densities combined with high overall power levels present the greatest challenge for thermal management engineers, especially,

for aerospace avionics under vacuum environments. These thermal challenges can cause system failure even if exotic cooling techniques are employed, such as water-cooling and/or refrigeration, or if more simple equipments are employed (e.g. heat-sinks with proper surface area and airflow).

Liquid cooling, typically a water and glycol mixture, overcomes most of the heat removal and transport limitations of air-cooled systems. Smaller heat sink volumes, elimination of audible noise, the ability to move rejected heat away easily from the user area, and significantly, increased system reliability are all liquid-cooling characteristics. The problem is that only a few applications currently accept liquid-cooled electronics. The concept of a liquid-cooled PC and high-end mainframe or server has yet to gain general market acceptance. However, as heat fluxes exceed 50 Watts per square centimeter, the need for phase change heat transfer or liquid cooling may be the only alternative. This need, for enhanced cooling capacity, is evident on today's sophisticated burn-in and extended run-in functional tools where total dissipated power levels may range from 150 to 400 Watts while maintaining die junction temperature in the range of 100 to 140°C. These are indeed very challenging cooling requirements, which must be ensured, such that device functional and reliability limits can be achieved.

3.2 Thermal Interface Materials (TIM)

The joint thermal resistance to heat flow that incorporates the bulk properties of the graphite interstitial layer can be defined as

$$R_j = \left[\frac{1}{R_{c,1}} + \frac{1}{R_{g,1}} \right]^{-1} + R_b + \left[\frac{1}{R_{c,2}} + \frac{1}{R_{g,2}} \right]^{-1} \quad (1)$$

where $R_{c,1}$, $R_{c,2}$, $R_{g,1}$ and $R_{g,2}$ are the thermal contact resistances, and the thermal gap resistances at each interface, respectively, and R_b is the thermal resistance due to the bulk properties of the layer. The thermal joint resistance is defined as the temperature drop across the entire joint divided by the total heat-flow rate. Thus,

$$R_j = \frac{\Delta T_j}{Q_j} \quad (2)$$

and, therefore, we can write the following relationship between the thermal joint resistance and the thermal joint conductance:

$$R_j = \frac{1}{h_j A_a} \quad (3)$$

The thermal joint resistance can be rewritten in terms of thermal conductance as

$$h_j = \frac{1}{\frac{1}{h_{c,1} + h_{g,1}} + \frac{1}{h_b} + \frac{1}{h_{c,2} + h_{g,2}}} \quad (4)$$

Equation (4) is the generalized expression from which the overall joint conductance can be calculated, however, the complexity in computing the individual constituents makes this a very challenging task.

By defining the final thickness in terms of the strain, and the bulk thermal conductance with respect to final thickness t and thermal conductivity, a final expression for the joint conductance can be defined as

$$h_b = \frac{k_i}{t} \quad (5)$$

$$t = t_o \left(1 - \frac{P}{E_i} \right) \quad (6)$$

$$h_j = \left[\frac{1}{h_{c,1} + h_{g,1}} + \frac{t_o (1 - P/E_i)}{k_i} + \frac{1}{h_{c,2} + h_{g,2}} \right]^{-1} \quad (7)$$

For solid-to-solid interface conductance, expression (7) reduces to just the first term; therefore, the bulk conductance and secondary contact and gap conductance terms do not exist.

This investigation was conducted for a particular interstitial material that has shown potential to enhance conductance for ambient environments, and in addition, for heatsink designs (e.g., variations in heatsink-to-chip area coverage and heatsink profile radius of curvature) that might enhance the bare joint conductance. The presence of a gaseous fluid (air or helium in this investigation) at the interface provides a second avenue for heat flow through the interface, as compared to a vacuum, thus gap conductance considerations must be included in any thermal analysis¹:

$$h_g = \frac{k_g}{s} I_g \quad (8)$$

where

$$I_g = \frac{1}{\sqrt{2p}} \int_0^\infty \frac{\exp \left[- \left(\frac{Y/s + t_g/s}{2} \right)^2 \right]}{t_g/s + M/s} d \left(\frac{t_g}{s} \right) \quad (9)$$

A primary objective of this study was to investigate the effects on thermal joint conductance caused by an interstitial material for a solid-to-solid interface typically found in microelectronic applications (e.g., a silicon die to copper heatsink) caused by the variation of chip power dissipation and interface pressure. Subsequently, the investigation was extended to a solid to thermal interstitial material (TIM) joint. A second objective was to quantify the effect on chip temperatures (e.g., average and maximum values), and chip thermal gradients as a function of chip powers.

3.3 Outline

Section 4, which follows, gives a literature review of the experimental and analytical studies conducted for thermal interface materials, and their effects on thermal joint conductance. Section 5 presents a schematic of the experimental facility constructed, and its various components, employed for this present investigation. Schematics of the chiller and power assemblies are depicted which provide both cooling and power to the specially developed thermal device. A LabView program was executed to gather the data created by the ERIF (Extended Run-In Functional) tester, and to control the chip power to the heaters. Details of the experimental procedure and parameters employed in the study are also presented. Section 6 is devoted to the analysis of the experimental data, and their impact on application specific designs/tooling. Summary and conclusions from the research and recommendations for future work are presented in Section 7.

IV. PUBLISHED LITERATURE

4.1 Experimental Studies

A review of the literature has revealed that several researchers have conducted analytical and experimental investigations of compliant and elastic thermal interstitial materials.

The first original work conducted for metal/polymer joints was performed by Miller and Fletcher², and Fletcher and Cerza³. The authors concluded that thermal conductance values of tested elastomers were lower than the thermal conductance of bare aluminum interfaces. In addition, experimentally gathered data for polyethylene materials in a range of pressures and interface temperatures resolved the effect of carbon filler loading and the affect of increasing temperature.

Ochterbeck et al.⁴ investigated the effect on thermal joint conductance of various compounds applied directly onto a polyamide infrastructure. These compounds included several paraffins, diamond impregnated films, and metallic foils. In all instances, the experimental data showed an increase in thermal joint conductance over bare junctions; however, the greatest improvement or thermal performance increase was obtained by the paraffin-based compound.

Rauch⁵ conducted an experimental study of phase-change interface materials where compounds with and without a supporting system, such as an aluminum foil or a polyamide film, were examined. The nominal melting temperature for these materials was in the range of 51 to 60°C. The experimentally measured thickness of the phase-change material was observed to decrease in proportion to the applied pressure, and depending on PCM's viscosity and surface geometric profiles of the contacting surfaces, achieved a minimum value. As a corollary observation, the corresponding joint resistance decreased as the time dependent thickness decreased.

Marotta and Fletcher⁶ investigated the thermal conductance of several commercially important polymer materials. Within the range of apparent interface pressure, the thermal conductance values indicated independence at moderate to high loading. For

several thermoplastic polymers, an increase in thermal joint conductance was measured at the higher apparent pressures, which was attributed to material deflection.

An experimental investigation by Mirmira et al.⁷ revealed that the thermal joint conductance of several commercially available elastomeric materials became less dependent on apparent interface pressure. These values occurred as the interface loading increased significantly, with the bulk conductance becoming predominant at the high-pressure range (1000 to 500 kPa). This work was later summarized by Marotta and Han⁸. In addition, for some filled silicone elastomeric materials, such as silver-coated copper powders and silver flakes, thermal conductance values indicated mostly independence on pressure and mean interface temperature due to increase rigidity from the powders and flakes incorporated within its structure.

4.2 Analytical Modeling

Fuller and Marotta⁹ developed an analytical model for the prediction of thermal joint conductance for both thermoplastic and elastomeric polymers placed between metallic solids. The assumptions included nominally flat contacting surfaces, uniform pressure distribution at the interface, elastic deformation of the polymer layer and asperities, and a vacuum environment. Figure 1 shows the results of their analytical and experimental investigation (e.g., Eq. (7) was employed with the gap conductance, $h_g = 0$).




Fig. 1 Dimensionless thermal conductance as a function of dimensionless pressure (Fuller and Marotta⁹).

Savija et al.¹⁰ conducted a comprehensive review of analytical and empirical models for calculating the thermal conductance across mechanically formed joints. The paper gave an account of the modeling procedure for a range of contacting interfaces in which the surfaces may be uncoated or bare as well as interfacial

V. EXPERIMENTAL PROGRAM

surfaces augmented with such materials as greases, films, coatings, polymeric materials, and metallic foils.

Savija et al.¹¹ presented thermal joint conductance and resistance models for grease-filled joints formed by conforming rough surfaces under light contact pressures. Their proposed models were compared against published greases data presented by Prasher et al.¹². The models and experimental data were found to be in good agreement over a wide range of joint parameter, which was defined as the ratio of effective interface roughness and the thermal conductivity of the gap interstitial material.

Prasher¹³ also reported results for specific resistance for two-phase change materials whose thermal conductivity was stated as $k_i = 0.2$ and $k_i = 0.7$ W/m-K, respectively. These results were a result of an experimental investigation to examine the effect of thermal conductivity of grease and phase change materials, and surface roughness on the joint resistance at one contact pressure. It was assumed for phase change materials that a support structure did not exist and that they behaved like thermal greases.




Figure 2: Thermal joint resistance as a function of apparent interface pressure for Phase Change Paraffin compound and another commercial graphite material (Marotta et al.¹⁴).

Marotta et al.¹⁴ provided information on the thermal joint conductance of an important interstitial material employed in microelectronic components. An experimental investigation was conducted for flexible graphite, and then the experimental data were compared to an analytical model developed for elastic layers (Eqs. 5 to 9). The model and data were found to be in good agreement over the pressure range conducted within their investigation. The authors proposed that the model could be used to predict the lower bound on the joint conductance for this class of materials. The results of their study for nominally flat, rough surfaces and ambient gap conditions are shown by Fig. 2.

5.1 Experimental Facilities

The purpose of the Extended Run-In Functional (ERIF) tester was to determine the heat transfer characteristics of various heatsinks and an interface material subjected to a range of heat loads and interface pressures. In addition, the tester needed to provide a controlled environment where heatsinks and interface material could easily be interchanged. The tester consists of multiple parts, which includes the chilled water sub-assembly, power sub-assembly, helium sub-assembly, pressure sensing sub-assembly, and data gathering sub-assembly (see Fig. 3 below).




Fig. 3: Schematic of Experimental Facility.

The chilled water sub-assembly provides a mixture of glycol/water coolant at a temperature of 20°C to the heatsink. The chilled water flow subassembly consisted of a positive displacement chiller, turbine flow meter, differential pressure transducer, bypass valve, water temperature sensors, and the tygon tubing and fittings required to connect them in a loop as shown by Fig. 4.

The power subassembly provided a known quantity of heat load at the chip level to simulate actual microprocessor conditions. It must allow for 0-350W of power in increments of at least 25W. The power sub-assembly consisted of a HP 6030A

power-supply, shunt, four resistance heaters connected in parallel, and all the wiring (see Fig. 5).

During bare interface testing conditions, the silicon die was engulfed with helium to allow for enhanced thermal performance at the die/heatsink interface throughout testing. A large helium tank, with pressure regulator, was connected to a flow meter, and then to the heatsink using tygon tubing.

The helium gas was directed at the die/heatsink interface through a fitting in the heatsink. An enclosure surrounded the entire ERIF assembly, which aided in the conservation of helium. The helium chamber consists of a lexan shell and a purge valve to exhaust entrapped air.




Fig. 4: Schematic of chiller assembly.




Fig. 5: Schematic of Power assembly.

A specified load was applied to the top of the chip/heatsink assembly in order to create a constant uniform pressure at the interface, and to maintain the heatsink in place during testing. The pressure sub-assembly consists of an alignment tower with both a course screw alignment adjuster on the chip bracket and a fine screw plunger adjuster at the heat sink. The tower has a threaded rod passing through which supports weights that transmit a force to dimples located at the top of the heat sink.

A LabView program was executed to gather the data created by the ERIF tester, and to control the chip power to the heaters. The subassembly consists of the program, the power supply, the data logger and connecting cables. The data logger directly reads the chip temperatures from thermal resistors located at strategic points via a four-point probe technique. Seven thermal resistors are read every two minutes to determine steady state conditions. In addition, inlet and outlet coolant temperatures were gathered as well differential pressure for determining coolant flow rates.

5.2 Experimental Procedure

Glycol/water inlet and outlet lines were connected to the desired heat sink. All lines were tightly secured to prevent the possibility of fluid damage. When required, a helium gas line was attached to the heat sink via a small hose. Two thermocouples were affixed to the heat sink; one to the side of the pedestal, and the second attached at the helium outlet, located at the center of the heat sink. The thermocouples were then routed to the data logger.

The heat sinks were aligned onto the chip using plunger type set screws allowing for 0.49 mm of clearance between the heat sink and chip bracket. A force was applied to the heat sink by placing weights onto the top of a long threaded shaft that rested into a dimple located on top of the heat sink. The shaft/weight assembly was fixed, but the entire die assembly was permitted to float during alignment. Setscrews, however, prevented the die/heat sink assembly from floating during testing. The force applied was either 5 or 10 kg during each trial. The area of the chip was approximately 393.5 mm² so the pressure was 113.0 kPa or 226.0 kPa. If desired, the force could be applied to the center or to an off-center location using dimples located in each corner of the heat sink.

During the experimental study, not every test employed the use of helium, but most experimental trials did, therefore, a helium chamber engulfed the entire assembly to minimize helium escape into the surrounding room. A constant flow of 14.16 liters per minute (LPM) of helium was desired.

The coolant chiller was turned on and allowed to stabilize to 20 degrees C. Adjustments to the chilled coolant bypass valve allowed approximately 1-1.2 liters per minute (LPM) of flow through the heat sink. A PC based program forced the experimental test to run for 3 hours to achieve steady state conditions, and then the temperature data were collected.

5.3 Experimental Parameters

The single chip ERIF tester was designed in such a way that many different heat sink configurations and interface materials could be tested while other parameters were held constant. The heat sink surface had dimensional parameters as follow: (1) 18.5 by 18.5 mm w/Flat pedestal, (2) 18.5 by 18.5 mm w/50m radius of curvature, (3) 19 by 20 mm w/50m radius of curvature and (4) 22 by 23 mm with a 50m radius of curvature.




Fig. 6: Chip/Heatsink Surface Profile Configurations.

Each heat sink was first tested without interface material present between the heat sink and the die to obtain bare joint thermal resistance data. Then a flexible graphite material was employed as an interface material for one heat sink configuration, which showed the overall best reduction in thermal resistance from each configuration. In addition, an 18.5 by 18.5 mm heat sink with Tin coating was also examined.

A schematic of each silicon-die/heatsink assembly with and without TIM with their respective surface profiles are shown by Fig. 6.

VI. DISCUSSIONS AND RESULTS

6.1 Thermal Performance Results

The thermal performance of a thermal interface material (TIM), such as eGraf¹ 1200 series flexible graphite material, can only be properly assessed if the thermal performance is initially measured without its presence. Therefore, the study undertook the task of measuring the internal thermal resistance, R_{int} , when the silicon die was exposed solely to the copper metallic surface, which was the material of choice for the water-cooled heatsink. A schematic of the silicon-die/water-cooled heatsink assembly, along with the corresponding thermal circuit, is shown by Fig. 7 (see next page).

The overall thermal circuit included the resistance due to spreading (four discrete heat sources were employed), bulk silicon thermal resistance, the silicon die/copper heat sink interface, bulk thermal resistance of the copper pedestal, and the combination of the conductive and convective resistances from the pedestal location to the circulating cooling mixture. However, the present investigation did attempt to undertake the influence on thermal resistance of the heatsink assembly itself (e.g., external thermal resistance) because this resistance was held constant due to its intrinsic design.

¹eGraf is a trademark of GrafTech Inc.




Fig. 7: Thermal resistance circuit for silicon -die/heatsink assembly.

This external thermal resistance was previously determined to be 0.1 °C/W from pedestal thermocouple location, as shown in Fig. 7, to the circulating Glycol/water coolant, and as such, remained constant for the entire range of parameters employed for this present investigation.

The first series of experimental runs attempted to ascertain the influence on silicon-die to pedestal thermal resistance for a flat profile heatsink (18.5 x 18.5 mm apparent area) in contact with a concave silicon die, which was initially enveloped with helium gas at the interface, and then with a graphite thermal material present at the contacting interface. The experimental data of average and maximum silicon-die temperatures are plotted as a function of applied power, which ranged from 20 to 300 Watts, as shown by Fig. 8. In addition, the corresponding internal thermal resistance values are plotted as a function of applied power for both helium gas and a flexible graphite thermal interface material placed at the interface, and are shown by Fig. 9.

Figures 8-9 clearly indicate that helium gas, which flows at a volumetric rate of roughly 14 liters per minute, had a significant influence on measured internal thermal resistance R_{int} (see Fig. 7 above for an illustration).

$$R_{int} = \frac{T_{avg,chip} - T_{pedestal}}{\dot{Q}} \quad (10)$$

Again, helium gas was directed at the silicon-die/heatsink interface through a fitting in the heatsink, thus ensuring that gas was always present at the contacting surfaces. The effect on thermal resistance caused by the increased loading force can also be observed, however, its influence was more significant for the flexible graphite material than helium gas. This difference in influence, caused by the greater loading, is a direct result of the compliant nature of the flexible graphite, which the manufacturer claims may be as high as 20% of its original thickness.




Fig. 8: Silicon-die average and maximum temperatures as a function of applied power.




Fig. 9: Thermal resistance from chip to heat sink pedestal as a function of applied power (18.5 x 18.5 mm heatsink, flat profile).

The significance of the maximum and average temperature lies in the existence of a highly non-uniform temperature distribution at the chip surface, due not only in part to the spreading resistance of the heat sources, but also to the highly non-uniform convective coefficient at the silicon-die/heatsink contacting surfaces (e.g., at the interface). This will lead to thermal gradients on the silicon-die surface that may range from 30 to 40°C, this might lead to chip reliability and performance concerns once the final single chip or multiple chip modules are assembled, and installed into commercial machines. In addition, the average temperatures allow for the calculation of the internal resistance from the silicon-die junction to the copper heatsink pedestal.




Fig. 10: Silicon-die average and maximum temperatures as a function of applied power (18.5 x 18.5 mm heatsink, 50m RC profile).




Fig. 11: Thermal resistance from chip to heat sink pedestal as a function of applied power (18.5 x 18.5 mm heatsink, 50m RC profile).

Figures 10-11 show experimental data for a silicon-die to pedestal thermal resistance for a convex profile heatsink (18.5 x 18.5 mm apparent area) in contact with a concave silicon die, which again was initially enveloped with helium gas at the interface, and then with the flexible graphite thermal material. A radius of curvature was diamond turned onto the pedestal surface, $RC = 50$ m, which was the desired convex profile requested from the machining vendor, and verified by optics.

Figures 10-11 show silicon-die junction temperatures, similar to Figs. 8-9, of both the average and maximum values as well as the calculated internal thermal resistance values as a function of varying applied power. A comparison of the experimental data indicates that the internal resistance was

0.12°C/W and 0.18°C/W, respectively, at ten pounds of force (10 lb_f) for the Helium gas and flexible graphite material. This indicates a 20% and 22% enhancement, respectively, in thermal performance over the values obtained for the nominally flat 18.5 x 18.5 mm profile heatsink (e.g., 0.15 and 0.23°C/W, respectively). This improvement in thermal performance was a direct result from the minimization of the gap between contacting surfaces, due to out-of-flatness issues, as depicted in the configurations shown in Figs. 6a –b.

The next logical step was to investigate a heatsink pedestal design that had similar dimensions to the silicon-die itself, a 19 x 20 mm apparent pedestal area, since this would allow for greater silicon-die surface coverage, therefore, in theory, greater thermal performance. A similar surface profile value of 50m for radius of curvature was employed for this set of experimental tests.

Figures 12-13 show silicon-die junction temperatures for both the average and maximum values as well as the calculated internal thermal resistance values as a function of varying applied power, however, the heatsink dimensions are such that the sectional area measured 19 x 20 mm.

A comparison of internal thermal resistance values for the two-heatsink designs, which contained the 50m radius of curvature, indicated no improvement because of the increased sectional area. In fact, a slight degradation of the internal resistance values occurred as compared to the smaller pedestal dimensions for both Helium and flexible graphite material (e.g., 0.13 and 0.19°C/W, respectively, versus 0.12 and 0.18°C/W, respectively, for the 18.5 x 18.5 mm, 50m RC heatsink). The variations in thermal resistance value are such that they may be deemed equivalent when the experimental uncertainty of the experiments is considered.




Fig. 12: Silicon-die average and maximum temperatures as a function of applied power (19 x 20 mm heatsink, 50 m RC profile).

Therefore, based on these experimental values, there exist no reason to increase the cross-sectional area of the pedestal, and thus attempt to improve thermal performance. In addition, the existence of tin plating at the heatsink pedestal surface did very little to improve the internal resistance, in fact, its performance was marginally better than the flexible graphite material at a loading of 10 lb_f. This result came as a surprise since one would expect better performance due to tin's intrinsic mechanical and thermophysical properties. However, one must consider the plating processes employed for the deposition prior to any final judgment on the viability on the use of tin coating. If tin's bulk mechanical and thermophysical properties cannot be replicated when applied as a thin coating, then its use must be questioned for enhancement of contact conductance.

The last and final experimental runs involved the use of an over-sized pedestal heatsink design that allowed for an overhang when compared to the silicon-die's dimensions. Fig. 6d shows a pictorial configuration for this experimental setup. As per Figs. 8-13, the experimental measured die temperatures and internal thermal resistance values are plotted as a function of applied power.

The experimental data gathered included a novel flexible graphite material, which in experimental testing showed a 40% improvement in contact conductance over the 1205 series material with lower applied pressures. Figs. 14-15 show the experimentally gathered data (average and maximum die temperatures and internal resistance values) as a function of applied power. Similar trends are shown, as Figs. 8,13, with respect to temperatures and internal thermal resistances; however, the HiTherm material showed a significant improvement over its predecessor graphite material.




Fig. 13: Thermal resistance from chip to heat sink pedestal as a function of applied power (19 x 20 mm heatsink, 50 m RC profile).




Fig. 14: Silicon-die average and maximum temperatures as a function of applied power (22 x 23 mm heatsink, 50 m RC profile).

The experimental data does show increased ability to achieve higher overall power levels with equivalent die temperatures over the other heatsink designs and surface profiles. This characteristic is equally shown by the much lower internal thermal resistance achieved over the 18.5 x 18.5 mm flat surface profile heatsink design. A comparison of the experimental data indicates that the internal resistance was 0.09°C/W and 0.17°C/W, respectively, at 10 lbf for the Helium gas and flexible graphite material (e.g., 1205A). This indicates a 40% and 26% enhancement, respectively, in thermal performance over the values obtained for the flat 18.5 x 18.5 mm profile heatsink. The combination of oversized pedestal heatsink and the novel flexible graphite material (e.g., HiTherm) showed a 56% improvement in lowering the internal resistance when compared to the 18.5 x 18.5 flat heatsink. An increase in heatsink loading from 10 to 20 lbf further reduced the internal resistance by an additional 10% (e.g., 0.09 versus 0.10 °C/W) for the HiTherm graphite material case.

Summary comparisons are presented for internal resistance, maximum and average temperature, and highest power level achievable without violation of the allowable maximum chip temperature (e.g., 115 °C). These summary values are shown by Tables 1 and 2 for both Helium gas and flexible graphite materials. For comparison purposes only, the individual values for the Helium gas test runs are for a force loading of 10 lbf since 20 lbf was not consistently conducted for all tests. Unfortunately, this lack of consistency was to time constraints and parameters deemed important to the investigation. The data seem to indicate an equivalency between Helium gas at 10 lbf and HiTherm graphite interface material at 20 lbf, which for cost and manufacturing yield reasons makes this material quite attractive for implementation into the testing procedure.




Fig. 15: Thermal resistance from chip to heat sink pedestal as a function of applied power (22 x 23 mm heatsink, 50 m RC profile).

Table 1: Performance Summary (Helium)

Heatsink Type (mm ²)	R _{int.} (°C/W)	Max. Temp. (°C)	Ave. Temp. (°C)	Power (W)
18.5 x 18.5, Flat	0.15	101	97	251
18.5 x 18.5, 50m RC	0.12	110	98	280
19 x 20, 50m RC	0.13	104	96	250
22 x 23, 50m RC	0.09	102	95	293

Table 2: Performance Summary (Graphite¹ TIM)

Heatsink Type	R _{int.} (°C/W)	Max. Temp. (°C)	Ave. Temp. (°C)	Power (W)
18.5 x 18.5, Flat	0.13	109	101	277
18.5 x 18.5, 50m RC	0.13	100	94	253
19 x 20, 50m RC	0.14	109	101	276
22 x 23, 50m RC	0.18	106	84	192
22 x 23, 50m RC ²	0.09	103	91	297

1- Flexible graphite 1205A @ 20 lbf

2-HiTherm @ 20 lbf

6.2 Experimental Uncertainty

In this section, the error analysis of the experimental measurements is presented. Once the accuracy of the measuring instruction is determined, the uncertainty of the calculated internal resistances will be presented.

The overall uncertainty of the experimental results will be calculated using the method described by Moffat¹⁶. The result of an experiment is determined from a set of measurements, and each measurement can be represented as $X_i \pm \delta X_i$, where δX_i is the uncertainty in the measurement. The effect of each measurement error is determined by

$$dR_{X_i} = \frac{\partial R}{\partial X_i} dX_i \quad (11)$$

and the overall uncertainty of the results is:

$$dR = \left\{ \sum_1^N \left(\frac{\partial R}{\partial X_i} dX_i \right)^2 \right\}^{0.5} \quad (12)$$

If R is described with the form $R = X_1^a X_2^b \cdots X_N^M$, then the overall uncertainty of the result can be calculated from the set of individual measurement uncertainties:

$$\frac{dR}{R} = \left\{ \left(a \frac{dX_1}{X_1} \right)^2 + \left(b \frac{dX_2}{X_2} \right)^2 + \cdots + \left(M \frac{dX_N}{X_N} \right)^2 \right\}^{0.5} \quad (13)$$

6.2.1 Uncertainty in Temperature Difference (ΔT)

The magnitude of the voltage drop depends on resistor elements embedded into the silicon-die, and was measured using an Agilent 34970A data logger. A voltage drop of approximately 14 to 25 mV was measured across each resistor elements through the temperature that lied between 20 to 100°C. The relative uncertainty of the data logger in the 100mV measurement range as indicated by the instrument's specification was $\pm 0.005\%$. The magnitude of the constant DC current source supplied by the HP 3497A control unit was 100 μ A, which translated into a relative uncertainty of $\pm 0.03\%$ obtained from the manufacturer's performance specification.

With the use of equation (12), the relative uncertainty of the calculated resistance $R = V/I$, is the summation of the individual relative uncertainties of the measured voltage and the DC current source supplied. Therefore, the relative uncertainty of the measured resistances is estimated to be $\pm 0.03\%$. Each resistive element was calibrate to a HP Model 2804A Quartz Thermometer, the absolute accuracy measurement of the Quartz probe within the temperature range of -50 to 150°C is

$\pm 0.02^\circ\text{C}$ with a nominal resolution of 0.001°C . Therefore, the relative uncertainty of the temperature value was $\pm 0.042\%$ at the nominal experimental operating temperature of 47°C . The uncertainty of the measured temperature at the pedestal location was $\pm 0.5^\circ\text{C}$, type T thermocouples, which translates into a relative uncertainty of $\pm 1.1\%$ at the nominal operating temperature of 45°C .

The uncertainty in the temperature drop from the silicon-die junction to the heatsink pedestal location includes the errors of the temperature measurements at both locations, and it was calculated to be $\pm 0.51^\circ\text{C}$. With a nominal experimental operating temperature of 67°C (mean temperature from the coolant to the maximum allowable chip junction temperature), the relative uncertainty of the temperature drop was $\pm 0.8\%$.

However, the largest calculated relative uncertainty would occur at the highest heatsink loading, and lowest power level setting of 25 Watts. The mean temperature drop from the chip junction to the circulating coolant at these conditions was 3°C , thus the maximum relative uncertainty, which occurs at low power levels was calculated to be $\pm 17\%$.

6.2.2 Uncertainty in Heat Flow Rate (\dot{Q})

The relative uncertainty of the heat flow rate through the silicon-die and heatsink assembly, $\dot{Q} = V \cdot I$, is the summation of the individual relative uncertainties of the measured voltage applied and the DC current supplied to the four (4) thermal resistor elements, which were also embedded into the silicon-die.

The effective resistance of the four resistances connected in parallel was measured as 4 ohms. The power levels dissipated during the experimental runs ranged from 25 to 300 Watts. These values translated into a voltage range between 10 to 35 Volts, and a current range between 2.5 to 9.0 amps. The relative uncertainties from the Agilent 6030A power supply, per the vendor's specification, were ± 0.08 and $\pm 0.36\%$, respectively. Therefore, with the use of Eq. (12) the relative uncertainty for the applied power or heat flow rate dissipated from the silicon-die becomes $\pm 0.37\%$.

6.2.3 Uncertainty in Thermal Resistance (R_{int})

In our case, the relative uncertainty in the measured internal thermal resistance becomes:

$$\frac{dR}{R} = \left\{ \left(\frac{d\Delta T}{\Delta T} \right)^2 + \left(\frac{d\dot{Q}}{\dot{Q}} \right)^2 \right\}^{0.5} \quad (14)$$

which leads to a relative uncertainty of $\pm 17\%$ for the smallest temperature drop across the silicon-die junction to the pedestal temperature, and approximately $\pm 1.0\%$ for the largest temperature drop.

VII. CONCLUSIONS

The heat flow across a high-powered silicon die and water-cooled heat-sink assembly is a very important thermal challenge in many microelectronic applications. A single silicon thermal-die/water-cooled experimental facility was fabricated, and a successful experimental program was conducted. Experimental thermal resistance data were presented for two commercially important interstitial materials over a pressure range of 103.4 to 210.4 kPa (15-30 psi). These results were then compared to thermal resistance data for Helium gas, which is flowing at the interface between the two contacting solids. The applied loading value employed represents actual operating conditions in an important microelectronic application, which involves chip functionality testing such as silicon burn-in and extended functional run-in operations - ERIF.

The experimental data indicate that the use of flowing Helium gas at the silicon-die/heatsink assembly performed quite well when a radius of curvature was introduced at the heatsink surface, which was in contact with the thermal chip. Further, the introduction of an interface thermal material, which becomes more compliant at the higher loading, exhibited results similar to Helium gas at the lighter loading level. Thus, the experimental data does lend further proof that contour matching; a convex surface profile to concave surface profile, of contacting surfaces improves the contact resistance, and thus the internal thermal resistance for these microelectronic applications. In some applications, this enhancement in thermal performance can be quite significant when compared to conventional un-engineered contacting surfaces.

VIII. RECOMMENDATIONS

While experimental studies are very important in determining performance limits in microelectronic applications, it has become abundantly clear to the authors that analytical modeling of non-conforming contacting surfaces is paramount to understanding the fundamental physics involved in these complex applications. Promising analytical models developed by prior researchers, such as Yovanovich, Fletcher, Culham, and Marotta, will be investigated for their applicability with thermal interface materials at the contacting surfaces for non-conforming surfaces.

IV. ACKNOWLEDGEMENTS

The authors acknowledge the support of Graftech Inc. for supplying the compliant graphite material and its mechanical properties, especially, Dr. Julian Norley, Brian Ford, and Tom Burkett.

X. REFERENCES

[1] Yovanovich, M.M., 1981, "New Contact and Gap Conductance Correlations for Conforming Rough

Surfaces," AIAA Paper 81-1164, 16th Thermophysics Conference, June 23-25, Palo Alto, California.

- [2] Miller, R.G. and Fletcher, L.S., 1973, "Thermal Conductance of Gasket Materials for Spacecraft Joints," AIAA Paper 73-119, AIAA 11th Aerospace Sciences Meeting, Washington, D.C., Jan. 10-12.
- [3] Fletcher, L.S. and Cerza, M.R., 1975, "Thermal Conductance and Thermal Conductivity of Selected Polyethylene Materials," AIAA Paper 75-187, AIAA 13th Aerospace Science Meeting, CA.
- [4] Ochterbeck, J.M., Fletcher, L.S., and Peterson, G.P., 1990, "Evaluation of Thermal Enhancement Films for Electronic Packages," Pro. Of the 9th International Heat Transfer Conference, Jerusalem, Israel, Aug. 19-22, pp. 445-450.
- [5] Rauch, B., 2000, "Understanding the Performance Characteristics of Phase-Change Thermal Interface Materials," Proc. of ITherm 2000, Vol. 1, May 23-26, pp. 42-47.
- [6] Marotta, E.E. and Fletcher, L.S., 1996, "Thermal Contact Conductance of Selected Polymeric Materials," *Journal of Thermophysics and Heat Transfer*, Vol. 10, No. 2, pp. 334-342.
- [7] Mirmira, S.R., Marotta, E.E., and Fletcher, L.S., 1997, "Thermal Contact Conductance of Elastomeric Gaskets," *Journal of Thermophysics and Heat Transfer*, Vol. 12, No. 3, pp. 454-456.
- [8] Marotta, E.E. and Han, B., 1998, "Thermal Control of Interfaces for Microelectronic Packaging," Material Society Symposium Proceedings, Vol. 515, San Francisco, CA, pp. 215-225.
- [9] Fuller, J.J. and Marotta, E.E., 2001, "Thermal Contact Conductance of Metal/Polymer Joints: An Analytical and Experimental Investigation," *Journal of Thermophysics and Heat Transfer*, Vol. 15, No. 2, pp. 228-238
- [11] Savija, I., Culham, J.R., Yovanovich, M.M., and Marotta, E.E., 2002, "Review of Thermal Conductance Models for Joints Incorporating Enhancement Materials," AIAA Paper 2002-0494, 40th AIAA Aerospace Sciences Meeting and Exhibit, January 14-17, Reno, NV.
- [12] Savija, I., Culham, J.R., Yovanovich, M.M., and Marotta, E.E., 2002, "Thermal Joint Resistance Models for Conforming Rough Surfaces with Grease Filled Interstitial Gaps," AIAA Paper 2002-0495, 40th AIAA Aerospace Sciences Meeting and Exhibit, January 14-17, Reno, NV.
- [13] Prasher, R.S., Simmons, C., and Solbrekken, G., 2000, "Thermal Contact Resistance of Phase Change and Grease Type Polymeric Materials," *Proc. Of International Mechanical Engineering Congress and Exposition*, MED-Vol. 11, pp. 461-466, November, Orlando, Florida.
- [14] Prasher, R.S., 2001, "Surface Chemistry and Characteristics Based Model for the Thermal Interface Materials," *Journal of Heat Transfer*, Vol. 123, pp. 969-975.
- [15] Marotta, E.E., LaFontant, S., McClafferty, D., Mazzuca, S. and Norley, J., 2002, "The Effect of Interface Pressure on Thermal Joint Conductance for Flexible Graphite Materials:

41st Aerospace Sciences Meeting and Exhibit
January 6-9, 2003
Reno, NV

Analytical and Experimental Study," *Eighth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems*, May 29- June 1, San Diego, California.

- [16] Moffat, R.J. 1999, "Uncertainty Analysis," *Electronic Cooling Magazine*, Vol. 5.